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[571 ABSTRACT 
Simultaneous phase lock and synchronization acquisi- 
tion of an L format biphase input signal having a pseu- 
dorandom sequence are obtained with a delay lock 
loop including a feedback shift register for deriving a 
first non-return to zero (NRZ) output signal having 
the same pseudorandom sequence as the input signal. 
An output of the shift register is compared with the 
input signal to derive a phase indicating binary error 
signal that is fed to a digital filter for deriving a binary 
output signal to control the transition times of a clock 
signal derived from a voltage controlled clock source. 
The digital filter is activated and the shift register is 
advanced in response to the clock signal. The input 
signal is converted into a second NRZ signal that has 
the same information content as the input signal. The 
first and second NRZ signals are compared to derive a 
further signal indicative of an estimate of the correla- 
tion function between the input signal and the output 
signal of the shift register. To provide an estimate of 
the pseudorandom input signal, the feedback shift reg- 
ister is loaded with bits of the second NRZ until the 
correlation value achieves a predetermined value. The 
synchronizer stays in a search mode until the correla- 
tion value achieves a predetermined value after a 
complete frame of the input signal has been received. 
Thereafter, the system is switched into a veri@ mode, 
during which tests are performed to determine if the 
system should revert back to the search mode or go 
into a lock mode. In response to K consecutive good 
frames wherein the correlation value achieves the pre- 
determined value the system is activated into the lock 
mode; in response to L consecutive bad frames the 
system reverts back to the search mode. The system 
stays in the lock mode until M consecutive bad frames 
are received. 
18 Claims, 5 Drawing Figures 
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TELEMETRY SYNCHRONIZER 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 
FIELD OF THE INVENTION 
The present invention relates generally to telemetry 
data synchronizers and more particularly to a telemetry 
data synchronizer for achieving phase lock and syn- 
chronization of an input signal having a pseudorandom 
sequence. 
BACKGROUND OF THE INVENTION 
In the IEEE Transactions on Communication Technol- 
ogy, December, 1965, pages 475-483, Ward discloses a 
telemetry synchronizing system wherein bit synchroni- 
zation of a received signal in the form of a pseudoran- 
dom non-return to zero ( N U )  sequence, is attained 
followed by phase adjustment of the received signal 
and a locally generated signal. The prior art system 
includes a delay lock loop having a feedback shift regis- 
ter for deriving a locally generated pseudorandom NRZ 
signal having the same sequence as the received signal. 
The shift register derives a pair of time delayed output 
bits that are separately compared with a replica of the 
received signal. Typically, the received signal leads one 
of the output bits by one-half a bit length and lags the 
other bit by one-half a bit length. 
Signals resulting from the comparisons are added 
together to derive a phase indicating analog error signal 
that is applied to an analog filter. The filter derives a 
signal to control the phase of a clock wave derived 
from a voltage controlled oscillator. The clock wave 
controls shifting of signals initially loaded into the shift 
register stages as an estimate of the initial bits in the 
locally generated pseudorandom sequence. The esti- 
mate of the initial bits is derived by loading the shift 
register with received bits of the input signal. 
The NRZ output signal of the shift register is com- 
pared with the received NRZ signal to derive a second 
analog error signal which is supplied to a low pass ana- 
log filter which drives a threshold detector. In response 
to the threshold of the detector being reached or ex- 
ceeded, the received bits are no longer loaded into the 
shift register and the delay lock loop corrects any initial 
misalignment due to the relative phases of the received 
signal and the voltage controlled oscillator. 
It is necessary to employ the threshold detector to 
determine the correlation between the locally gener- 
ated and received pseudorandom sequences because 
the delay lock loop has an ambiguity in its response. In 
particular, the phase indicating error signal supplied to 
the voltage controlled oscillator has a zero value for 
three different conditions; to wit: (1) when the input 
signal is one-half a bit displaced from the two output 
bits of the shift register stages; (2) when the input sig- 
nal is lagging one of the output bits by one bit; and (3) 
when the input signal is leading the other output bit by 
one bit. Between these three zero points are peak posi- 
tive and negative error signals that are supplied to the 
voltage controlled oscillator; one peak occurs when 
one output bit and a bit of the input signal are in phase; 
the second peak occurs when a bit of the received 
85-568 (72 Stat. 435; 42 U.S.C. 2457). 
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signal and the second output bit overlap. By detecting 
when the correlation function between the received 
and locally generated pseudorandom sequences ex- 
ceeds a threshold value, the ambiguity is resolved. 
While the prior system reported by Ward in the De- 
cember, 1965 IEEE Transactions is a considerable im- 
provement over earlier art systems for acquiring pseu- 
dorandom sequences, it appears to have certain disad- 
vantages. In particular, the Ward system is apparently 
10 adapted for use only in connection with NRZ signals 
and is not adapted to be utilized with L format biphase 
signals. Further, it appears that the prior art system 
functions by initially determining if synchronization 
exists between the locally generated and received pseu- 
15 dorandom sequences and then correcting any misalign- 
ment due to the relative phases of the two received 
signals and the output signal of the voltage controlled 
oscillator. Such sequential operation is disadvanta- 
geous because it does not simultaneously achieve phase 
20 lock and synchronization, which implies less than opti- 
mum phase lock and synchronization acquisition time. 
It would also appear that if there is a severe misalign- 
ment between the relative phases of the received signal 
and the voltage controlled oscillator the correlation 
25 threshold may not be reached even when the received 
and locally generated pseudorandom sequences are the 
same. 
BRIEF DESCRIPTION OF THE INVENTION 
In accordance with one aspect of the present inven- 
tion, a delay lock loop is provided that is particularly 
adapted to receive L format biphase input signals. Bi- 
phase signals are frequently employed in telemetry 
applications because each bit of the signal has a transi- 
35 tion from one binary level to another to provide bit 
synchronization. In an L (level) format biphase signal, 
the transiton occurs in the middle of the bit; each bit is 
arranged so that a binary zero is represented as low and 
high levels during the first and second halves of the bit, ’ 
40 while a binary one is represented as high and low levels 
during the first and second halves of the bit. 
The received L format biphase signal is applied to a 
delay lock loop including a feedback shift register for 
deriving an NRZ signal having the same pseudorandom 
45 sequence as exists in the received signal. The NRZ 
output signal of one stage of the shift register is com- 
pared with a biphase replica of the received signal to 
derive a binary error signal that is coupled to a digital 
filter which derives an output signal for controlling a 
The term voltage controlled clock, as utilized in the 
present specification and claims, is a generic term re- 
ferring to a source of clock pulses having variable tran- 
sition times. As such, the term refers to a voltage con- 
55 trolled, variable frequency oscillator, or a constant 
frequency, voltage controlled variable phase oscillator. 
The oscillator may derive a binary, clock signal of 
pulses or square waves having transitions that are con- 
trolled in occurrence time. A voltage controlled clock 
60 is thereby intended to cover a multi-phase clock source 
having multiple output leads on which are derived 
phase displaced binary wave trains that are fed to a 
selector network, wherein the signal on one of the leads 
is coupled to a single output line. 
Preferably, the error signal is applied to a digital 
filter, in the form of an ideal, resettable integrator in- 
cluding a counter that indicates the phase relationship 
between each bit of the NRZ shift register and biphase 
5 
30 
50 voltage controlled clock. 
65 
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input signals. The phase error of several bits is accumu- 
lated in the counter which periodically derives an out- 
put signal to control the phase of the clock signal cou- 
pled to the feedback shift register and digital filter. 
The delay lock loop utilized to provide phase control 
between the received pseudorandom sequence and the 
locally generated pseudorandom sequence derived by 
the feedback shift register suffers from similar ambigu- 
ity problems as exist in the prior art. To resolve the 
ambiguity, an estimate of the received pseudorandom 
sequence is initially loaded into the feedback shift reg- 
ister which is thereafter advanced in response to the 
clock output of the voltage controlled clock. In a sec- 
ond binary comparator, NRZ output signal of the shift 
register is compared with an NRZ signal having the 
same information as the received L format biphase 
signal. The second comparator derives a correlation 
function estimate of the degree of match between the 
received and locally generated pseudorandom sequen- 
ces. In response to the correlation function estimate 
being greater than a predetermined level after one 
complete pesuedorandom sequence, i.e., synchroniza- 
tion frame, has been received, the synchronizer is acti- 
vated out of a search mode and pseudorandom esti- 
mates are no longer loaded into the feedback shift 
register. 
The present system achieves simultaneous phase 
locking and synchronization because of: ( 1 ) the digital 
filtering and digital control of the voltage controlled 
clock, and (2)  the simultaneous comparison of (a) the 
received biphase signal with the locally generated pseu- 
dorandom sequence and ( b )  the NRZ signal having the 
same information content as the received biphase sig- 
nal with the locally generated pseudorandom sequence. 
Thereby, the possible problems of the prior art system 
dislcosed by Ward are obviated. 
As a further feature of the present invention, syn- 
chronization time is decreased by examining the corre- 
lation function estimate between the received and lo- 
cally generated pseudorandom sequences more often 
than once during each sequence. In particular, after 
predetermined segments of a locally generated pseudo- 
random sequence have been compared with the re- 
ceived sequence, the value of the correlation function 
estimate is tested against predetermined levels that 
increase as the length of the segments increase. If the 
correlation function estimate is less than predeter- 
mined value after any sgement has been completed, the 
feedack shift register reloaded reload with bits from the 
received signal and the search operation is restarted. 
In accordance with another aspect of the invention, 
the system is activated into a verify state after one 
frame of the received signal has exceeded the threshold 
level for the correlation function estimate. The system 
stays in a verify state until K consecutive “good” 
frames have been received or L consecutive “bad” 
frames have been received. The terms good and bad 
frames refer to frames wherein the correlation function 
estimates are respectively above and below the thresh- 
old values. In response to L consecutive bad frames 
being received, the system reverts back to a search 
mode, wherein the shift register is reloaded with signals 
indicative of the received bits. In response to L consec- 
utive good frames being received, the system is acti- 
vated into a lock mode, where it stays until M consecu- 
tive bad frames are received, at which time the system 
switches back to the verify mode. 
4 
It is, accordingly, an object of the present invention 
to provide a new and improved system for achieving 
phase lock and synchronization of a received signal 
having a pseudorandom sequence. 
Another object of the invention is to provide an ap- 
paratus for simultaneously achieving phase lock and 
synchronization of an input signal having a pseudoran- 
dom sequence. 
A further object of the invention is to provide a new 
A further object of the invention is to provide a delay 
lock loop particularly adapted to be responsive to an L 
format biphase signal having a pseudorandom se- 
quence. 
Still another object of the invention is to provide a 
delay lock loop employing only digital circuitry. 
Yet another object of the invention is to provide a 
new and improved apparatus for locking onto and to 
acquiring synchronization of an input signal having a 
20 pseudorandom sequence, which apparatus is capable of 
achieving synchronization more rapidly than the prior 
art. 
The above and still further objects, features and ad- 
vantages of the present invention will become apparent 
25 upon consideration of the following detailed descrip- 
tion of one specific embodiment thereof, especially 
when taken in conjunction with the accompanying 
drawing. 
5 
10 and improved delay lock loop. 
15 
30 BRIEF DESCRIPTION OF THE DRAWING 
FIG. 1 is a block diagram of a preferred embodiment 
FIG. 2 are illustrations of waveforms in the apparatus 
FIG. 3 is a block diagram of an L format biphase to 
FIG. 4 are illustrations of waveforms in the apparatus 
FIG. 5 is a block diagram of the apparatus included in 
DETAILED DESCRIPTION OF THE DRAWING 
Reference is now made to the block diagram of FIG. 
1 wherein there is illustrated a source 11 of an L format 
45 biphase input signal having a pseudorandom sequence. 
Source 11 may be a modulation detector of a telemetry 
receiver that responds to a pseudorandom sequence 
transmitted from a remote telemetry transmitter. 
The output signal of source 11, in an idealized situa- 
50 tion, is illustrated in FIG. 2A and includes, for each bit, 
a level transition in the center of the bit; each bit has a 
boundary indicated by a vertical line, whereby for a 
five bit signal as depicted in FIG. 2A, the bit boundaries 
are indicated by the reference numerals 20-25. Binary 
55 one bits are respectively indicated by high and low 
levels during the first and second halves of the bit, 
while binary zero levels are respectively indicated by 
low and high levels during the first and second halves of 
the bits. 
The L format biphase output signal of source 11 is 
applied in parallel to a delay lock loop 13 and network 
14 for determining the correlation function estimate 
between the received signal derived from source 11 
and a locally generated pseudorandom sequence de- 
Broadly, delay lock loop 13 includes a binary thresh- 
old detector 15 which derives a binary L format, bi- 
phase output signal in the form of a pseudorandom 
of the present invention; 
of FIG. 1; 
NRZ detector included in FIG. 1; 
of FIG. 3; and 
35 
40 the synch strategy counters of FIG. 1. 
60 
65 rived from delay lock loop 13. 
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sequence that contains the binary information in the 11, the source signal is applied to a biphase to NRZ 
signal of source 11. The output signal of threshold detector 31 that is clocked by the output of voltage 
detector 15 is compared with an NRZ pseudorandom control clock 19. The output of detector 31 is selec- 
sequence that is derived from feedback shift register tively coupled to the input stages of feedback shift 
17. The pseudorandom sequence derived from feed- 5 register 17 via AND gate 232 when the system is ini- 
back shift register 17 is identical to the pseudorandom tially activated into a search mode. Thereby, feedback 
sequence originating at a telemetry transmitter which shift register 17 is loaded with NRZ bits that contain 
drives source 11. When the bit values derived from the same information as the L format biphase signal to 
feedback shift register 17 are simultaneously the same form an estimate of the pseudorandom sequence origi- 
as the bit values derived from source 11 over a c o w  10 nating at the remote telemetry transmitter and coupled 
plete frame of the pseudorandom sequence, perfect to source 11. 
correlation exists between the received and locally The NRZ output of detector 31 is compared with the 
generated sequences. If the correlation is less than NRZ output of the first stage of feedback shift register 
perfect, but is greater than a predetermined value, 17 in EXCLUSIVE OR circuit 32. The output signal of 
synchronization is still assumed to exist between the 15 EXCLUSIVE OR circuit 32, over a number of bits of 
received and locally generated pseudorandom sequen- the biphase signal, provides a correlation function esti- 
ces. mate between the locally generated and received pseu- 
In response to synchronization existing between the dorandom sequences. A measure of the correlation 
received and locally generated pseudorandom sequen- function is derived by feeding the output of EXCLU- 
ces, EXCLUSIVE OR circuit 16 derives a square wave 20 SIVE OR circuit 32 to analog integrator 33 which de- 
having transitions in synchronism with the transitions rives a D.C. output singal that is coupled to threshold 
of the biphase output of detector 15. If there is a phase detector 34. The output of threshold detector 34 is 
displacement between the locally generated pseudo- applied as a control signal to sync strategy counters 35 
random sequence and the received pseudorandom se- which activate the apparatus into a search mode, verify 
quence, EXCLUSIVE OR circuit 16 derives an output 25 mode, and lock mode. 
signal having positive and negative going transitions With the system in a search mode, the output of 
during each bit of the biphase signal. As indicated by threshold detector 34 is examined after a complete 
FIG. 2B, the NRZ output of feedback shift register 17 sequence or frame of the pseudorandom sequence has 
has the same bit period as the biphase output signal of been received. In response to the threshold detector 
threshold detector 15; however, transitions in the NRZ 30 indicating that the output of integrator 33 is above a 
signal occur at the beginning and end of each bit pe- predetermined level after a complete sequence has 
riod, rather than in the center of the bit, as in the L been received, synch strategy counters 35 are activated 
format biphase signal. The phase of the output signal of to the verify mode. 
EXCLUSIVE OR circuit 16, relative to the center of Prior to the system being activated out of the search 
each NRZ bit derived from register 17, provides an 35 mode, the threshold level of detector 34 is periodically 
indication of the phase difference between the biphase tested against a reference level which increases as the 
and NRZ inputs to the EXCLUSIVE OR circuit. In length of the search sequence interval increases. If, 
response to the transition of the biphase bit occurring upon the completion of any of these tests, the threshold, 
at the center of the NRZ bit derived from feedback is not reached, the system is activated back into an 
shift register 17, EXCLUSIVE OR circuit 16 derives a 40 initial search state, whereby feedback shift register 17 
transition that occurs in the center of the NRZ bit to is again loaded with the output of detector 31. To this 
indicate an in phase relation between the two inputs to end, a pulse is derived from counters 35 in response to 
circuit 16. This is the idealized situation indicated by the system being initially activated into the search 
the waveforms of FIGS. 2A-2C, which respectively mode. The pulse resets counter 37, having a modulus 
represent the biphase and NRZ inputs and the output 45 equal to the number ( N )  of stages in shift register 17, 
of circuit 16. In response to the biphase transition oc- and a clock input responsive to the output of clock 19. 
curring before and after the center of an NRZ output Thereby, counter 37 is activated so that it derives a 
bit of register 17, EXCLUSIVE OR circuit 16 gener- binary one output during the initial N pulses derived 
ates positive and negative transitions that are displaced from clock source 19 while the system is in the search 
from the center of the NRZ bit. 50 mode. The binary one output of counter 37 enables 
To provide a digital indication of the relative phase AND gate 232 which couples the NRZ output of detec- 
between the received biphase and locally generated tor 31 into the second stage of feedback shift register 
NRZ signals over a number of bits, the output of EX- 17. 
CLUSIVE OR circuit 16 is applied to a digital filter 18 Simultaneously with synchronization being indicated 
that is an ideal resettable integrator. Filter 18 derives a 55 by the output of detector 34 being greater than a prede- 
binary output once after a predetermined number of termined level for one complete search frame of the 
the biphase input bits have been compared with the pseudorandom input sequence, delay lock loop 18 
NRZ output signal of feedback shift register 17. This causes the NRZ output of feedback shift register 17 to 
error signal controls the phase of a square wave derived be in phase with the biphase output of threshold detec- 
from voltage control clock 19. The output of clock 19 60 tor 15. This result is achieved because of the synchro- 
controls the activation of digital filter 18, as well as nized relationship between the activation rate of digital 
clocking or shifting of bits through feedback shift regis- filter 18, shift register 17, detector 31 and digital com- 
ter 17, except when the feedback shift register is being parison circuits 16 and 32. 
loaded with an estimate of the pseudorandom sequence After the sync strategy counters 35 have been acti- 
being received. 65 vated so that the system is no longer in a search mode, 
To derive the pseudorandom sequence that is initially the system is activated so that it is in a verify mode. 
loaded into feedback shift register 17 and to decode the With the system in the verify mode, the output of inte- 
data in the L format biphase signal derived from source grator 33 is tested against a threshold value after each 
3,95 3,674 
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frame of the telemetry signal has been received to de- information available. If the two bits supplied to EX- 
termine if a good or bad frame was received, i.e., a CLUSIVE OR gate 16 are in phase synchronization, a 
frame wherein the output of integrator 33 is greater or transition occurs at the upldown input terminal 45 
less than the threshold level of detector 34 for one exactly in the center of an enable input pulse of counter 
frame. In response to L consecutive bad frames being 5 43. Thereby, the number of clock pulses supplied to 
received the-system is activated back into a search 
mode and the search process is reinitiated. In response 
to reception of K consecutive good frames, counters 35 
are activated so that the system switches into a lock 
mode. The system is maintained in a lock mode until M 
consecutive bad frames have been received, at which 
time it reverts back to the verify mode, from which the 
system can go back to the search and lock modes. 
In one embodiment of the device, the pseudorandom 
sequence has a duration of 2,047 bits and is repre- 
sented by the equation: X" + P + 1 = 0. Such an 
equation is synthesized in FIG. 1 by an eleven stage 
shift register 41 wherein stages nine and eleven have 
outputs connected to EXCLUSIVE OR circuit 42, 
terminal 4 4  during the up and down periods of enable 
period are the same and there is no change in the state 
of counter 43. If the two input bits to EXCLUSIVE OR 
circuit 16 are not in phase during an enable period of 
0 clock 43, the state of the counter is adjusted upwardly 
or downwardly because the number of clock pulses 
coupled into counter 43 is greater while the counter is 
in the up state than in the down state, or vice versa. 
Upon the completion of 64 bits of clock source 19, 
5 counter 43 stores an indication of the total phase error 
between the two input signals applied to EXCLUSIVE 
OR circuit 16 over the 64 bit period. 
The phase error count stored in counter 43 at the end 
of 64 bits of clock source 19 is read out and added to 
which derives a binary output that is coupled back to 20 a previous accumulation of the phase error between the 
the input of the first stage of the shift register. Since an two inputs to EXCLUSIVE OR circuit 16. To these 
eleven stage shift register is employed, counter 37 has ends, the four most significant bit outputs of counter 43 
a modulus of eleven and derives a binary one output for are applied in parallel to four bit latch 52 that is acti- 
the first eleven bits of the search mode. vated in response to the output of modulo 64 counter 
In the embodiment of FIG. 1, control signals for the 25 46. Latch 52 thereby stores a four, parallel bit signal 
phase of clock source 19 are derived once every 64 bits indicative of the count stored in counter 43 immedi- 
of the received signal. The filter includes eleven bit ately prior to the counter being reset. The bits stored in 
up/down counter 43 having a four bit parallel output, latch 52 are supplied in parallel to four bit adder matrix 
wherein the highest order bit represents the polarity or 53 which derives a four parallel bit output signal that is 
sign of the count stored in the counter and the other 30 coupled to four bit latch 54. Latch 54 is activated once 
three bits represent the three most significant magni- every 64 bits of clock source 19 by coupling the output 
tude bits. Counter 43 includes a clock input terminal of modulo 64 counter 46 through delay element 1155 to 
44 that is responsive to constant frequency and phase an enable input of latch 54. Delay circuit 155 inter- 
clock pulses that are derived from a suitable oscillator poses a delay considerably less than one bit length to 
and at a rate sixteen times the clock rate of the output 35 isolate the input of latch 54 from the output of adder 53 
of voltage control clock 19, whereby 21° = 1028 clock while the adder output is undergoing a transition. The 
pulses are supplied to terminal 44 during each 64 bit output of latch 54 is coupled back to the input of adder 
period activation time of filter 18. Counter 43 also 53, whereby the adder and latch function as an error 
includes an up/down input control terminal 45 respon- accumulator. Delay lock loop 13 is in a stable, locked 
sive to the phase indicating output signal of EXCLU- 40 state when no error signal is supplied by counter 43 and 
SIVE OK circuit 17. latch 52 to the input of adder 53. Under such circum- 
Counter 43 is reset every 64 bit periods, by feeding stances, latch 54 stores a binary signal indicative of the 
the output signal of voltage control clock 19 to modulo amount of correction required for voltage controlled 
64 counter 46, which derives an output pulse after 64 clock 19 to achieve phase lock between the sequence 
consecutive pulses have been derived from voltage 45 derived from feedback shift register 17 and the re- 
control clock 19. The output signal of counter 46 is ceived biphase signal derived from detector 15. 
applied to reset input terminal 47 of counter 43 via a The output signal of latch 54 is a four bit, sixteen 
delay network 48, which has a slight delay time to reset level signal for controlling the phase of voltage con- 
the counter after the contents of the counter have been trolled clock 19. Voltage controlled clock 19 prefer- 
read out once every 64 bits of clock source 19. 50 ably includes a sixteen phase clock generator 55 that is 
To enable counter 43 to derive a count indicative of driven by a constant frequency and phase oscillator, 
the phase error indicated by the transition time at the the frequency of which is sixteen times the bit rate of 
output of EXCLUSIVE OK circuit 16, the counter is the L format biphase signal. The signals on the sixteen 
enabled so it is responsive to the clock pulses at termi- output leads of clock generator 55 are phase displaced 
nal43 for only one-half of each bit period, for an inter- 55 by one-sixteenth of a cycle so that transitions occur on 
val centered around the middle of each NRZ bit de- adjacent leads one-sixteenth of a cycle apart. The six- 
rived from feedback shift register 17. To this end, the teen output leads of clock generator 55 are supplied to 
output of voltage control clock 19 is coupled to enable a selector or multiplexing circuit 56 having a single 
input terminal 49 of counter 43 via a delay network 50. output lead 57 which forms the output of voltage con- 
Delay network interposes a delay of one-quarter bit on 60 trolled clock 119. Selector circuit 56 is controlled by the 
the leading edge of each transition in clock signal de- output signal of latch network 54 so that one of the 
rived by voltage control clock 19 and feeds a binary sixteen input leads to the selector circuit is coupled to 
one level to the enable input terminal of counter 43 for the output lead 57, depending upon the magnitude of 
one-half a bit period of the output of voltage control the binary signal stored in latch 54. 
clock 19. Thereby, counter 43 is activated only in the 65 A preferred embodiment of bit detector 31, which 
center of each NRZ bit derived from feedback shift converts the L format biphase input signal to an NRZ 
register 17 and ignores transitions at the beginning and signal having the same information content as the out- 
end of each L format biphase bit, where there is no put of filter 12, includes a pair of identical channels of 
3,953,674 
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integration, hold, sample and dump circuitry with syn- angular waves of FIGS. 45 and 41. The signal at the Q 
chronous commutation/decommutation at its inputs output terminal of flip-flop 323 (FIG. 4D) is applied in 
and outputs. Because of the biphase L format of the parallel to activate commutating and decommutating 
signal applied to detector 31, one channel of the detec- switches 301 and 311 so that the two switches are con- 
tor integrates the detector input signal during every 5 nected to only one of channels 303 or 304 at any par- 
other bit period of clock source 19 and the other chan- ticular instant. Flip-flop 323 thereby acts as a fre- 
ne1 integrates the detector input signal during the re- quency divider for the clock signal on lead 57 to derive 
maining bit periods; the direction of integration is de- a square wave to control the activation of switches 301 
termined by the bit value of the particular period. The and 311 so that the switches are in alternate positions 
final integrated values are held and sampled and then 10 during alternate bits of an input signal coupled through 
dumped during the bit periods when a particular chan- filter 302. Control of polarity reversing switch 305' and 
ne1 is not integrating. At the end of the hold interval for sampling switch 307'' is in response to the rectangular 
each channel, the integrator in the channel is dis- wave output of inverter 329 (FIG 4E), which is respon- 
charged and is thereby ready to resume integration of sive to the output signal of NAND gate 327. Hence, 
the next bit. The output signals of the hold circuits of 15 each of NAND gates 326 and 327 and inverters 328 
the two channels are converted to an NRZ signal by a and 329 derives a different phase of a four phase signal 
threshold detector. Because of the polarity switching of having the same frequency as the output of flip-flop 
the integrators in the middle of the period of clock 323. The rectangular waves derived from NAND gates 
source 19, the output of the threshold circuit is of the 325 and 324 control the closure of switches 319 and 
NRZ format. 20 thereby control dumping of the charge stored on ca- 
One embodiment for implementing the L format pacitors 318 at the end of a two-bit cycle associated 
biphase input to NRZ output detector and decoder is with each of channels 303 and 304. 
illustrated in FIG. 3. Basically, the apparatus of FIG. 3 To provide a better and more complete understand- 
includes a commutating switch 301 that is responsive to ing as to the manner in which the apparatus of FIG. 3 
the output signal of source 11, as coupled through high 25 functions to convert the biphase signal indicated in 
pass filter 302. Commutating switch 301 drives a pair FIG. 4B, and derived from filter 302, into an NRZ 
of parallel channels 303 and 304 in sequence, during signal at the output of amplifier 314, greater consider- 
alternate bit periods of the signals derived on lead 57 ation is given to the waveforms of FIGS. 4A-4N. The 
from the clock source. Each of channels 303 and 304 first five bits of the input signal are assumed to consist 
includes a reversing switch 305 responsive to the out- 30 of the binary bits 11001 illustrated in block form in 
put of commutator 301. Reversing switch 305 drives a FIG. 4A and by the undulations of FIG. 4B. It is as- 
cascaded arrangement of an integrator 306, a sampling sumed that there is exact synchronization between the 
switch 307, a shunt holding capacitor 308, and an oper- clock signal on lead 57 and the signal derived from 
ational amplifier 309; the circuit elements 305-309 for filter 302, as indicated by FIGS. 4B and 4C. 
channels 303 and 304 are respectively indicated by 35 During the first bit of the signal derived from filter 
prime and double prime notations. The output signals 302, commutating switch 301 is activated to the posi- 
of channels 303 and 304 are derived from amplifiers tion illustrated wherein the input signal is coupled to 
309 and coupled to decommutating switch 311 which channel 303. During the first half of the first bit, switch 
drives a threshold detector 312 including parallel, 305 is activated in response to the output of inverter' 
back-to-back diodes 313 which are shunted across the 40 328 to the illustrated position so that a positive signal is 
inverting input terminal of operational amplifier 314. applied to the inverting input terminal 316' of amplifier 
Switches 301, 305, 307 and 311, as well as switches 315', causing a positive going ramp to be derived at the 
included in integrators 306, are actually the source output terminal of amplifier 315' (FIG. 46).  During 
drain path of field effect transistors, although they are the second half of the first bit, the output of inverter 
illustrated as being of the relay type, for purposes of 45 328 drives switch 305' to the other position so that the 
simplicity. Each of integrators 306 includes an opera- negative portion of the input signal is coupled through 
tional amplifier having inverting and non-inverting switch 301 to the non-inverting input terminal 317' of 
input terminals 316 and 317, as well as a feedback amplifier 315. Thereby, the alternate polarity replicas 
capacitor 318, which is connected between the ampli- of the two halves of the first biphase bit cause a positive 
fier output terminal and its inverting input terminal 50 going ramp at the output terminal of operational ampli- 
316. Capacitors 318 are periodically discharged by fier 315 to be derived for the length of the bit, as illus- 
closing switches 319 which selectively shunt the capac- trated by FIG. 46. At the end of the first bit period a 
itor electrodes. positive voltage exists at the output terminal of ampli- 
Control for the operation of switches 301,305,307, fier 315'. 
311, and 319 is provided by timing pulses derived from 55 As illustrated in FIG. 4G, the positive voltage is main- 
network 321, which is responsive to the square wave tained constant at the output terminal of amplifier 315' 
clock signal on lead 57 (illustrated in FIG. 4C). Timing during the first half of the second bit. To this end, 
network 321 includes inverter 322 which is responsive switch 301 is activated by the waveform of FIG. 4D 
to the clock signal on lead 57 and which drives a trigger during the second bit so that channel 303 is unrespon- 
input of J-K flip-flop 323. Flip-flop323 includes princi- 60 sive to the signal coupled through filter 302. During the 
ple (Q) and complementary (Q) output terminals first half of the second bit, switch 305' is activated by 
which respectively drive input terminals of NAND the waveform of FIG. 4F so that ground potential is 
gates 324 and 325, that are also responsive to the out- coupled through resistor 331 to the noninverting input 
put of inverter 322. The binary signals at the Q and Q terminal 317' of amplifier 315' and the inverting input 
output terminals of flip-flop 323 are also respectively 65 terminal 316' of the amplifier is connected directly to 
applied to input terminals of NAND gates 326 and 327; ground. Thereby, there is no change in the output volt- 
NAND gates 326 and 327 are also responsive to the age of amplifier 315' during the first half of the second 
clock signal on lead 57 to respectively derive the rect- bit. 
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During the first half of the second bit, switch 307’ is 
closed in response to the waveform of FIG. 4F to cou- 
ple the constant positive output voltage of amplifier 
315’ to shunt capacitor 308’. Thereby, capacitor 308’ 
is charged to approximately the same voltage as at the 
output of amplifier 315’ and retains this charge for at 
least two bit periods, as illustrated by FIG. 4K. The 
voltage on capacitor 308’ is not at this time, however, 
coupled to threshold detector 312 since decommutat- 
ing switch 31 1 is activated by the waveform of FIG. 4F 
to be connected to the output of channel 304, rather 
than channel 303. 
The voltage on capacitor 308’ is coupled to threshold 
detector 312 during the entire third bit, during which 
time decommutating switch 311 is activated in re- 
sponse to the waveform of FIG. 4D to connect the 
output of amplifier 309’ to the input of amplifier 314‘; 
the resulting waveform during the third bit is illustrated 
in FIG. 4M. Hence, a two-bit delay exists between the 
time when a biphase input signal is coupled through 
filter 302 to the time when a corresponding NRZ out- 
put signal is derived from threshold detector 312. Since 
a delay of two bits is easily achievable for the reference 
sequence, such delay causes no problems in the opera- 
tion of the system. 
In order to return channel 303 to the same initial 
condition at the beginning of every other bit, the 
charge built up on capacitor 318 is discharged during 
the second half of each even numbered bit. Hence, 
capacitor 318’ is discharged during the second half of 
the second bit in response to the waveform illustrated 
in FIG. 41 to produce the discharge portion of the FIG. 
4 6  waveform. 
Channel 383 functions in the manner stated for bit 
one for each subsequent odd numbered bit, having a 
binary one value; for binary zero values, the ramp of 
integrator 306’ is in the negative direction. Channel 
304 is similarly responsive to the timing signals derived 
from network 321 in the same manner described with 
regard to channel 303, but during the alternate bits. 
Hence, during even numbered bits, channel 304 is 
responsive to the output of commutating switch 301 to 
cause charging of capacitor 318” as illustrated in FIG. 
4L and supplies a signal to threshold detector 312 for a 
bit that occurred two bit times prior to the bit coupled 
to the threshold detector. During the first half of the 
even numbered bits, switch 305“ is activated by the 
waveform of FIG. 4F to the position illustrated and 
during the remainder of the time, switch 305” is acti- 
vated to its alternate state to cause integrator 306” to 
be activated to produce the output of FIG. 4H. During 
the first half of each odd numbered bit a constant signal 
is derived from amplifier 315” to indicate the magni- 
tude of the even numbered biphase bits, and this level 
is coupled through switch 307” to capacitor 308”. 
During the second half of each odd numbered bit, 
switch 319” is closed in response to the waveform of 
FIG. 45 to discharge capacitor 318” and restore chan- 
nel 304 to the same initial state at the beginning of each 
even numbered bit. Threshold detector 312 is respec- 
tively responsive to the outputs of channels 304 and 
305 (FIG. 4L) during each odd and even numbered bits 
to derive the NRZ waveform of FIG. 4M, which is 
coded into the XX11001 binary signal indicated by 
FIG. 4N; the XX code indicates the two bit delay be- 
tween the input and output wavetrains. 
In FIG. 4, there is illustrated one embodiment of the 
apparatus included in the sync strategy counters 35 and 
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for controlling the threshold level of detector 34 during 
different segments of a search mode. 
The circuit of FIG. 4 includes three flip-flops 91, 92 
and 93 which are activated into the set state in response 
to the system being in the search, verify and lock 
modes, respectively. In the search mode, shift register 
17 may be loaded with estimates of the received pseu- 
dorandom sequence. When the system is not in the 
search mode, but is in the verify or lock mode, no 
estimates of the pseudorandom sequence can be loaded 
into shift register 17. Each of flip-flops 91-93 includes 
set and reset terminals which are responsive to positive 
going transitions in the waveforms or voltage applied to 
them. Initially, flip-flop 91 is activated into the set 
state, while flip-flops 92 and 93 are activated into the 
reset state, a result achieved by feeding a positive D.C. 
voltage at terminal 94 through manually activated start 
switch 95 to the set input terminal of flip-flop 91 and 
the reset input terminals of flip-flops 92 and 93; COU- 
pling to the set input terminal of flip-flop 91 is via OR 
gate 96, while coupling to the reset terminals of flip- 
flops 92 and 93 is via OR gates 97 and 98. 
Flip-flop 91 is maintained in the set state until source 
11 derives one complete pseudorandom sequence in 
which the output of analog integrator 33 achieves or 
exceeds a predetermined threshold level associated 
with a predetermined correlation between the received 
and internally generated pseudorandom sequences. 
Flip-flop 91 is activated into the reset state under these 
circumstances by comparing the output signal of ana- 
log integrator 33 with a predetermined threshold value 
derived from tap 101 of potentiometer 102 after a 
complete pseudorandom sequence has been derived 
from feedback shift register 17. The position of tap 101 
is adjusted to be indicative of the desired correlation 
estimate necessary to achieve synchronization between 
the two complete pseudorandom sequences. 
To test correlation at the end of a complete se- 
quence, the clock signal on lead 57 is coupled to a 
clock input of counter 103, having a maximum capac- 
ity equal to the number of bits in the pseudorandom 
sequence (2047 in the present instance). The signal on 
lead 57 is supplied to the clock input of counter 103 via 
gate 104 that is inhibited by a binary one output of 
modulo eleven counter 37. Thereby, the clock signal is 
gated into the clock input of counter 103 only after the 
initial estimate has been loaded into feedback shift 
register 17. In response to 2047 clock bits being loaded 
into counter 103 since the last time counter 37 reached 
a count of eleven, a binary one level is derived on out- 
put lead 105 of the counter, to activate normally open 
switch 106 into a closed state for one bit. During this 
bit interval the analog level on tap 101 is coupled to 
threshold detector 34 and compared with the analog 
voltage derived from integrator 33. At the completion 
of a pseudorandom sequence, the binary level derived 
from threshold detector 34 is sampled by activating 
AND gates 108 and 109 which are respectively respon- 
sive to the output of the detector and to an inverted 
replica of the output, as derived from the output of 
inverter 110. Thereby, AND gates 108 and 109 respec- 
tively derive binary one levels in response to threshold 
detector indicating that bit synchronization exists over 
a complete pseudorandom sequence (a good frame) 
and does not exist over a sequence (a bad frame). The 
output signal of AND gate 108 is coupled to the reset 
input of flip-flop 91, thereby causing the flip-flop to be 
activated to the reset state. If no output is derived from 
3,953,674 
13 
gate 108 at the end of a sequence, flip-flop 91 remains 
in the set state and a new pseudorandom sequence 
estimate is loaded into register 17. 
In response to flip-flop 91 being activated into the 
reset state, a positive going transition occurs at the 
complementary (Q) output terminal of the flip-flop. 
The positive going transition is coupled to the set input 
of verify flip-flop 92 via OR gate 107, to activate the 
flip-flop into the set state and the system into the verify 
mode. 
Verlfy flip-flop 92 remains in the set state until K 
consecutive good frames have been received or until L 
consecutive bad frames have been received (where K 
and L are pre-selected integers greater than one). In 
the event of K consecutive good frames being received, 
flip-flop 92 is activated to the reset state and flip-flop 
93 is activated to the set state; in the event of L consec- 
utive bad frames being received, flop-flop 92 is acti- 
vated to the reset state and flip-flop 91 is again acti- 
vated to the set state. To these ends, the output of AND 
gate 108 is applied to a clock input of modulo K 
counter 112 which derives a binary one level in re- 
sponse to K pulses being applied to its clock input by 
AND gate 108. The binary one output of counter 112 
is coupled through AND gate 113 to the set input of 
flip-flop 93 when flip-flop 92 is in the set state. In re- 
sponse to flip-flop 93 being activated to the set state, a 
negative going transition is derived from the principle 
(Q) output terminal of flip-flop 93. The negative going 
transition at the Q output of flip-flop 93 is reversed in 
polarity by inverter 114, which derives a positive going 
output that is coupled to the reset input of flip-flop 92 
via OR gate 97. Thereby, flip-flop 92 is activated to the 
reset state and flip-flop 93 is in the set state after K 
consecutive good frames have been received. In the 
event of a bad frame being received before K consecu- 
tive good frames are received, a binary one output is 
derived from AND gate 109 prior to a binary one out- 
put being derived from counter 112. The binary one 
output of AND gate 109 resets counter 112 to zero, 
whereby no output is derived from counter 112 until K 
consecutive good frames have been received. 
Modulo L counter 115 is provided to determine if L 
consecutive bad frames are received. To this end, 
counter 115 includes a clock input responsive to the 
output of AND gate PO9 and a reset input responsive to 
the output of AND gate 108. The output of counter 
115 is a binary one level only after L consecutive pulses 
have been supplied to the counter by AND gate 109, 
without a reset input being applied to the counter. With 
the system in the verify mode, the binary one level 
derived from the set output of flip-flop 92 enables AND 
gate 116 so it can couple the binary one level derived 
from counter 115 to the set input of flip-flop 91, 
thereby causing flip-flop 91 to be again activated to the 
set state. Flip-flop 92 is activated to the reset state in 
response to flip-flop 91 being activated to the set state 
by coupling the negative going transition at the Q out- 
put of flip-flop 91 to inverter 121, having an output 
which is coupled to the reset input of flip-flop 92 via 
OR gate 97. 
The system is maintained in the lock mode until M 
(where M is an integer greater than one) consecutive 
bad frames are received, in which event the system 
switches from the lock to the verify mode. To this end, 
the output of AND gate 109 is applied as a clock input 
to modulo M counter 122, having a reset input respon- 
sive to the output of AND gate 108. In response to M 
14 
consecutive bad frames being received, a binary one 
level is derived at the output of counter 122. The bi- 
nary one output of counter 122 is coupled through OR 
gate 98 to the reset input of flip-flop 93, causing that 
5 flip-flop to be activated from the set to the reset state. 
In response to flip-flop 93 being activated to the reset 
state, a negative transition is derived from the a output 
terminal of the flip-flop; this negative going transition is 
converted into a positive going transition by inverter 
10 123. The positive going transition at the output of in- 
verter 123 is coupled through INHIBIT gate 124 and 
OR gate 107 to the set input of verify flip-flop 92, 
causing the venfy flip-flop to be activated to the set 
state. INHIBIT gate 124 prevents the negative going 
15 transition at the 0 output terminal of flip-flop 93 from 
being coupled to the set input of flip-flop 92 when the 
system is initially activated, i.e., when switch 95 is ini- 
tially closed. 
One feature of the present invention is that feedback 
20 shift register 17 can be loaded more often than once a 
frame while the system is in the search mode, if inade- 
quate correlation is provided at intermediate points in 
the frame. To this end, counter 103 includes intermedi- 
ate taps 131-133, on which are derived binary one 
25 levels in response to the counter being loaded with 
counts of 28 = 256, 29 = 512, and 21° = 1024. The 
signals on leads 131-133 are respectively applied as 
enable inputs to normally open switches 134-136 
which are responsive to the voltages at potentiometer 
30 sliders 137-139. The voltages at sliders 137-139 are of 
increasing levels and are selected in accordance with 
different correlation function estimate values for differ- 
ent segments of the pseudorandom sequence or frame 
being completed. Comparisons of the levels of the volt- 
35 ages at taps 137-139 with the correlation function 
estimate are obtained by feeding the voltages coupled 
through switches 134-136 during each one bit period 
of clock source 19 to one input of threshold detector 
34. 
In response to a binary zero output of threshold de- 
tector 34 at any of the sampling intervals during the 
search mode when switches 134-136 and 106 are acti- 
vated, counters 103 and 37 are reset to initiate a new 
search cycle. To these ends, the output signals of 
45 counter 103 on leads 131-133 and 105 are combined 
in OR gate 141, which derives an output signal that is 
coupled to an input of INHIBIT gate 142. INHIBIT gate 
142 is responsive to the binary level derived from 
threshold detector 34, whereby the binary one output 
50 of OR gate 141 is coupled through the INHIBIT gate 
only when the analog input of the threshold detector is 
less than the input of the detector that is coupled 
through switches 134-136 and 106. A binary one out- 
put of INHIBIT gate 142 thereby indicates that the 
55 correlation function estimate derived from analog inte- 
grator 33 did not achieve the different threshold values 
associated with the different portions of the pseudoran- 
dom sequence. The binary one output of INHIBIT gate 
142 is coupled through AND gate 143 while the system 
60 is in the search mode by enabling the AND gate in 
response to the binary one level at the Q output of 
flip-flop 91. A binary one output of AND gate 143 is 
coupled through OR gate 144 to the reset inputs of 
counters 37 and 103. OR gate 144 is also responsive to 
65 a positive going transition which occurs in response to 
the system being activated into a start state, which is 
derived in response to switch 95 being initially closed. 
Thereby a new pseudorandom estimate is loaded into 
40 
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shift register 17 when the system is initially started or the digital signal, and means for accumulating the digi- 
when inadequate correlation exists between the re- tal signals to derive a control signal for the transition 
ceived and locally generated pseudorandom sequences times of the clock signal. 
during differenct segments of the sequences while the 6.  The apparatus of claim 5 wherein the clock source 
system is in the search mode. 5 includes means for deriving multi-phase clock wave 
While there has been described and illustrated one trains on multiple leads, and means for coupling the 
specific embodiment of the invention, it will be clear waveform on one of the leads to a single output lead in 
that variations in the details of the embodiment specifi- response to the control signal for the transition times. 
cally illustrated and described may be made without 7. The apparatus of claim 4 wherein the clock source 
departing from the true spirit and scope of the inven- 10 includes means for deriving multi-phase clock wave 
tion as defined in the appended claims. trains on multiple leads, and means for coupling the 
What is claimed is: waveform on one of the leads to a single output lead in 
1. Apparatus for phase locking an L format biphase response to a control signal for the transition time de- 
input signal having a pseudorandom sequence compris- rived from the digital filter means. 
ing a source of said input signal, a feedback shift regis- 15 8. The apparatus of claim 4 wherein the means for 
ter for deriving a non-return to zero output signal hav- converting includes a pair of parallel channels having 
ing the same sequence as the input signal, means for inputs and outputs that are respectively commutated 
comparing said input and output signals to derive a and decommutated at the frequency of the clock 
binary error signal having first and second levels re- source, said commutated inputs being responsive to the 
spectively indicative of the input and output signals 20 biphase signal, each of said channels including: 
having the same and different binary levels, filter an integrator responsive during alternate half cycles 
means responsive to the error signal for deriving a to opposite polarity replicas of alternate bits of the 
control signal, a clock source coupled to a clock input biphase signal, and a sample and hold network 
ift register, and means for controlling the oc- responsive to the integrator. 
currence time of transitions derived from the clock 25 9. The apparatus of claim 4 further including means 
source coupled to the clock input in response to the for testing the magnitude of the third signal against 
control signal. plural different levels during different segments of one 
2. The apparatus of claim 1 wherein the filter means complete sequence of the input signal, the correlation 
includes a counter for periodically deriving a digital magnitude associated with the different levels increas- 
signal indicating the phase displacement between the 30 ing as the lengths of the different segments increase, 
input and output signals applied to the first comparing and means for reloading bits of the second signal into 
means over the period between adjacent derivations of the shift register in response to any of the tests indicat- 
the digital signal, and means for accumulating the digi- ing the correlation magnitude of the third signal being 
tal signals to derive a control signal for the transition less than the level against which it is tested. 
times of the clock source. 10. The apparatus of claim 4 further including means 
3. The apparatus of claim 2 wherein the clock source for maintaining the apparatus in a search mode while 
includes means for deriving multiphase clock wave the apparatus is acquiring synchronization and phase 
trains on multiple leads, and means for coupling the lock, means responsive to the third signal having a 
waveform on one of the leads to a single output lead in value associated with a correlation magnitude at least 
response to the control signal for the transition times. 40 equal to a predetermined value after one complete 
4. Apparatus for simultaneously phase locking and sequence of the input signal has been derived for deriv- 
acquiring synchronization of an L format biphase input ing an indication of a good frame being derived, means 
signal having a pseudorandom sequence comprising a for activating the apparatus out of the search mode and 
delay lock loop responsive to the input signal, said loop into a second mode in response to the indication of a 
including: a source of clock signals having controlled 45 good frame being derived, means for maintaining the 
transition times, a feedback shift register advanced in apparatus in the second mode until P consecutive bad 
response to transitions of the clock source for deriving frames are derived, where P is an integer greater than 
a first non-return to zero output signal having the same one and a bad frame is the opposite of a good frame, 
pseudorandom sequence as the input signal, first means and means for activating the apparatus into the search 
for comparing the input and output signals to derive a 50 mode in response to P consecutive bad frames being 
binary error signal, a digital filter responsive to the derived, and means for maintaining the pseudorandom 
binary error signal for controlling the transition times, sequence derived from the shift register constant while 
said filter being activated in synchronism with the tran- the apparatus is in the second mode. 
sition times; means for converting the input signal into 11. The apparatus of claim 4 further including means 
a second non-return to zero signal having the same 55  for maintaining the apparatus in a search mode while 
information content as the input signal, second means the apparatus is acquiring synchronization and phase 
for comparing the first and second non-return to zero lock, means responsive to the third signal having a 
signals to derive a third signal indicative of an estimate value associated with a correlation magnitude at least 
of the correlation function between the input and first equal to a predetermined value after one complete 
signals, and means for loading bits of the second signal 60 sequence of the input signal has been derived for deriv- 
into the shift register until the correlation value indi- ing an indication of a good frame being derived, means 
cated by the third signal achieves a predetermined for activating the apparatus out of the search mode and 
value. into a verify mode in response to the indication of a 
5. The apparatus of claim 4 wherein the filter in- good frame being derived, means for maintaining the 
cludes a counter for periodically deriving a digital sig- 65 apparatus in the verify mode until L consecutive bad 
nal indicating the phase displacement between the frames are derived, where L is an integer greater than 
input and output signals applied to the first comparing one and a bad frame is the opposite of a good frame, 
means over the period between adjacent derivations of means for activating the apparatus into the search 
35 
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mode in response to L consecutive bad frames being cated by the third signal achieves a predetermined 
derived, and means for activating the apparatus into a value. 
lock mode in response to K consecutive good frames 16. Apparatus for phase locking and acquiring syn- 
being derived while the apparatus is in the verify mode, chronization of a pseudorandom input signal compris- 
means for maintaining the apparatus in the lock mode 5 ing a delay lock loop including: a pseudorandom output 
until M consecutive bad frames are derived, and means signal source, means for comparing the input and out- 
for activating the apparatus into one ofthe other modes put signals to derive a phase indicating error signal, 
in response to M consecutive bad frames being derived means responsive to the error signal for controlling the 
while the apparatus is in the lock mode, where K, L and occurrence timed of bits in the pseudorandom output 
M are integers greater than one, and means for main- 10 signal; means for comparing the input signal and the 
taining the pseudorandom sequence derived from the pseudorandom output signal to derive a signal indica- 
shift register constant while the apparatus is in the tive Of an estimate Of the correlation function between 
verify and lock modes. the input and the output Qignals, means for loading bits 
12. Apparatus for simultaneously phase locking and of the input signal into the source to Cause the Source to 
acquiring synchronization of an input signal having a 15 derive an output signal having bits that are an estimate 
pseudorandom sequence comprising a Source of said of the sequence of the input signal, means for testing 
input signal, a delay lock loop responsive to the input the magnitude of the correlation indicated by the cor- 
signal, said loop including: a of clock signals relating indicating signal against plural different corre- 
having controlled transition times, a feedback shift lation levels during different segments of one complete 
register advanced in response to transitions of the clock 2o sequence of the input signal, the magnitude of the dif- 
Source for deriving a first output signal having the Same ferent levels increasing the lengths Of the different 
pseudorandom sequence as the input signal, means for segments increase, a d  means for reloading bits Of the 
the input and output signals to derive a input signal into the source in response to any of the 
binary signal, a digital filter responsive to the tests indicating the magnitude of the correlation being 
25 less than the correlation level against which it is tested. binary error signal for controlling the transition times, 
chronization of a pseudorandom input signal compris- sition times; means for comparing the first and second ing a delay lock loop including: a pseudorandom output signals to derive a second signal indicative of an esti- 
signal source, means for comparing the input and out- mate of the correlation function between the input and 30 put signals to derive a phase indicating signal, 
signal into the shift register until the correlation value Occurrence times of bits in the pseudorandom output indicated by the third signal achieves a predetermined signal; for the input signal and the 
value. pseudorandom output signal to derive a signal indica- 
cludes a counter periodically deriving a digital signal the input and output signals, for loading bits of 
indicating the phase displacement between the input the input signal into the to 
said filter being activated in synchronism with the tran- 17. Apparatus for phase locking and acquiring ‘yn- 
first and for loading bits Of the second responsive to the error signal for controlling the 
13’ The apparatus Of l2 wherein the in- 35 tive of an estimate ofthe correlation function between 
to cause the and Output signals meanS 
over the period between adjacent derivations of the 
digital signal, a d  for 
to the first derive an output signal having bits that are an estimate 
ofthe sequence ofthe input signal, means for activating’ 
40 the apparatus into a search mode while the apparatus is the 
signals to derive a control signal for the transition times acquiring synchronization and phase lock, re- 
of the clock signal. sponsive to the correlation indicated by the correlating 
14. The apparatus of claim l3 wherein the clock indicating signal having a value at least equal to a pre- 
source includes means for deriving multi-phase clock determined value after one complete sequence of the 
Wave trains on multiple leads, and means for Coupling 45 input signal has been derived for deriving a indication 
the waveform on one of the leads to a Single Output lead of a good frame being derived, m e a s  for activating the 
in response to the control signal for the transition apparatus out of the search mode and into a second 
times. mode in response to the indication of a good frame 
15. Apparatus for simultaneously Phase locking and being derived, means for maintaining the apparatus in 
acquiring synchronization Of a L format biphase input 50 the second mode until p consecutive bad frames are 
signal having a pseudorandom sequence comprising a derived, where P is an integer greater than one and a 
source of said input signal, a delay lock loop responsive bad frame is the opposite of a good frame, means for 
to the input signal, said loop including: a source of activating the apparatus into the search mode in re- 
clock signals having controlled transition times, a feed- sponse to p consecutive bad frames being derived, and 
back shift register advanced in response to transitions 55 means for maintaining the pseudorandom sequence 
of the clock source for deriving a first non-return to derived from the source constant while the apparatus is 
zero output signal having the same pseudorandom se- in the second mode. 
quence as the input signal, means for comparing the 18. Apparatus for phase locking and acquiring syn- 
input and output signals to derive an error signal, a chronization of a pseudorandom input signal compris- 
filter responsive to the error signal for controlling the 60 ing a delay lock loop having: a pseudorandom output 
transition times; means for converting the input signal signal source, means for comparing the input and out- 
into a second non-return to zero signal that has the put signals to derive a phase indicating error signal, 
same information content as the input signal, means for means responsive to the error signal for controlling the 
comparing the first and second non-return to zero sig- occurrence times of bits in the pseudorandom output 
nals to derive a third signal indicative of an estimate of 65 signal; means for comparing the input signal and the 
the correlation function between the input and first pseudorandom output signal to derive a signal indica- 
signals, and means for loading bits of the second signal tive of an estimate of the correlation function between 
into the shift register until the correlation value indi- the input and output signals, means for loading bits of 
3,95 3,674 
19 20 
the input signal into the source to cause the source to 
derive an output signal having bits that are an estimate 
of the sequence of the input signal, means for activating 
the apparatus into a search mode while the apparatus is 
acauiring svnchronization and Dhase lock. means re- 
mode in response to L consecutive bad frames being 
derived while the apparatus is in the verify mode, 
means for maintaining the apparatus in the verify mode 
until K consecutive good frames are derived, means for 
activating the apparatus into a lock mode in response . - .  
sponsive to the correlating indicating signal having a 
value at least equal to a predetermined value after one 
complete sequence of the input signal has been derived 
for deriving an indication of a good frame being de- 
rived, means for activating the apparatus out of the 
search mode and into a verify mode in response to the 
indication of a good frame being derived, means for 
maintaining the apparatus in the verify mode until L 
consecutive bad frames are derived, means for activat- 
ing the apparatus into the search mode from the verify 
to K consecutive good frames being derived, means for 
maintaining the apparatus in the lock mode until M 
consecutive bad frames are derived while the apparatus 
is in the lock mode, means for activating the apparatus 
from the lock mode into the verify mode in response to 
M consecutive bad frames being derived, and means 
for preventing bits of the input signal from being loaded 
into the pseudorandom source while the apparatus is in 
the verify and lock modes. * * * * *  
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